PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN THE CHILD STATEST	AIENI AND IKADEMAKK OFFICE
In Re Application of Amr Fahim Serial No. Unknown)) For: COMPACT, LOW-POWER LOW-) JITTER DIGITAL PHASE-) LOCKED LOOP))
Filed: Herewith on August 19, 2003)
== , +	DISCLOSURE STATEMENT R 37 CFR § 1.97(b)
Assistant Commissioner of Patents Alexandria, VA 22313	
Dear Sir:	
CFR § 1.56. In accordance with 37 CFR §	1.98 submitted herewith for consideration by the and other information shown on the attached PTO-
	I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231, on:
	August 19, 2003 (Date of Deposit) Victoria J. Pacey (Name of the Person Making Deposit) (Signature)

030284 Patent

The citation of these references is not intended to constitute an admission that any reference referred to herein is prior art to the invention of this application unless specifically designated as such.

The filing of this document shall not be construed to mean that any search has been made or, that if made, such search was complete or exhaustive, or that no other material information as defined in 37 CFR § 1.56 exists.

A list of the references cited herein is set forth on Form PTO-1449, which is enclosed herewith along with a copy of each cited reference. Applicants respectfully request that the Examiner return to Applicants the enclosed copy of the Form PTO-1449 indicating consideration of the references.

These references are being submitted prior to the issuance of the first Office Action. Therefore, it is believed that no fee is due for this submission.

Respectfully submitted,

Dated: August 19, 2003

George C. Pappas, Reg. No. 35,065

(858) 651-1306

QUALCOMM Incorporated Attn: Patent Department 5775 Morehouse Drive

San Diego, California 92121-1714

Telephone: (858) 651-1179 Facsimile: (858) 658-2502

FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE (REV. 7-80) PATENT AND TRADEMARK OFFICE									ATTY. DOCKET NO. SERIAL NO.						
						VV O	rrici	C	030284 Unknown			known			
INFORMATION DISCLOSURE															
STATEMENT BY APPLICANT (Use several sheets if necessary)									APPLICANT						
(see section since is if necessary)									Amr Fahim						
									FILING DATE GROUP						
DATE MAILED: August 19, 2003									August 19, 2003 Unknown						
					-			U.S. PA	TENT DOCUMENTS						
EXAMINER INITIAL	Ref No		DOC	UMEN	NT N	(UM	BER	DATE				CLASS	SUB CLASS	FILING DATE IF APPRO- PRIATE	
	T _{A1}														
	AI	╁	+	+	\dashv	\dashv	+	_							
	A2			$\perp \! \! \! \! \! \perp$	\perp										
								FOREIGN I	PATENT DOCU	MENTS					
EXAMINER	Ref		DOG	D. (EX	er s r		· FD	2.5		<u> </u>					
INITIAL	No		DOCUMENT NUMBER					DATE	COUNTRY	NAME			CLASS	SUB CLASS	
		T	T	T	Γ		П								
	B1		+	4	├	_	\vdash								
	B2														
				TO	THE	ER P	RIO	R ART (Includia	ng Author, Title,	Date, Pertinent	Page	. Etc.)			
	Т	Τ.	OTHER PRIOR ART (Including Author, Title, Date, Pertinent Page, Etc.)												
i	Cı		Ahn, et al., "A Low-Jitter 1.9-V CMOS PLL for UltraSPARC Microprocessor Applications", IEEE Journal of Solid-State Circuits, Vol. 35, No. 3 March 2000 pps.												
	İ														
		İ	450 - 454												
		1													
	+	+													
	C2		John Maneatis, "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE Journal of Solid-State Circuits, Vol. 31, No. 11 November 1996,												
			- 1	os. 1						,	,				
	1		15	73. 1	12.	<u> </u>	132				-				
	-	+													
	C3		Wu, et al., "A Low Glitch 10-bit 75 MHz CMOS Video D/A Converter", IEEE												
-		Journal of Solid-State Circuits, Vol. 30, No. 1, January 1995, pps. 68 – 72.													
	+	+	+-												
	C4		Cl	hung	g, e	t al	., "A	An All-Digita	l Phase-Locke	d Loop for H	ligh-	Speed C	lock Gene	eration",	
		\perp	IE	EE.	Jου	ıma	al of	Solid-State (Circuits, Vol. 3	38, No. 2, Fel	bruai	ry 2003.	pps. 347	- 351	
			П												
	+-	+	+		-										
	C5		H	wan	g, e	et a	l., ".	A Digitally C	ontrolled Phas	se-Locked Lo	op v	vith a Di	gital Phas	e-	
			Frequency Detector for Fast Acquisition," IEEE Journal of Solid-State Circuits, Vol.												
			1						s. 1574 - 1581					•	
EXAMINE	₹	Т-	150	, , , , ,	I			2001, pp	DATE CONSID						
		:6. 0			.1.	, .	.,								
and not conside	initial red. Ir	ıı refe ıclude	erence copy	consider of this	aerec s for	a, wh m wit	iether th nex	or not citation is in a	conformance with MI	PEP 609; Draw line	throug	gh citation if	not in conform	nance	